Famiclone dendy cpu clock multiplier
hkzlab·famiclone_dendy_cpu_clock_multiplier
About the Famiclone dendy cpu clock multiplier PCB
Famiclone dendy cpu clock multiplier is an open source PCB design by hkzlab, published on GitHub under the CC-BY-NC-4.0 license. It is a 2-layer board measuring 15.2 × 51.1 mm, with 11 components from 9 distinct parts.
Other key parts include the 74ACT74 and ICS501. By type, the board carries 4 capacitors, 2 ICs, 2 jumpers, 2 resistors and 1 connector.
From the project
Adapter to use a Famiclone Dendy CPU in a NTSC system!
Any use of this project is under your own responsibility. You will be responsible of checking the correct construction and functionality of your board. By using this project You will agree that I cannot be held responsible if it will destroy any of your devices, damage your computer, burn down your house or whatever.
PCBWay specializes in manufacturing high-quality PCBs and makes them affordable to hobbyist and professionals alike.

Main components on the Famiclone dendy cpu clock multiplier
Famiclone dendy cpu clock multiplier bill of materials (BOM)
11 components, 9 distinct parts.
| Qty | Part | Footprint | Refs |
|---|---|---|---|
| 1 | 74ACT74 | SOIC-14_3.9x8.7mm_P1.27mm | U1 |
| 1 | ICS501 | SOIC-8_3.9x4.9mm_P1.27mm | U2 |
| 1 | CPU Connections | DIP-40_W15.24mm | J2 |
| 1 | Bypass IN decoupling | SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm | JP1 |
| 1 | Bypass OUT decoupling | SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm | JP2 |
| 1 | 10nF | C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C1 |
| 1 | 100nF | C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C2 |
| 2 | 220pF | C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C3, C4 |
| 2 | 150K | R_0805_2012Metric_Pad1.20x1.40mm_HandSolder | R1, R2 |
Famiclone dendy cpu clock multiplier design files
The KiCad project lives in the hkzlab/famiclone_dendy_cpu_clock_multiplier repository on GitHub; these links point at the commit this page was built from.
- Layoutdendy_cpu_multiplier.kicad_pcb
- Schematicdendy_cpu_multiplier.kicad_sch
Famiclone dendy cpu clock multiplier: common questions
How big is the Famiclone dendy cpu clock multiplier PCB?
The Famiclone dendy cpu clock multiplier measures 15.2 × 51.1 mm, has 2 copper layers and is 1.6 mm thick.
How many components are on the Famiclone dendy cpu clock multiplier?
11 components, from 9 distinct parts. The full bill of materials is listed on this page.
Where can I download the Famiclone dendy cpu clock multiplier design files?
From the hkzlab/famiclone_dendy_cpu_clock_multiplier repository on GitHub, which has the KiCad layout and the schematic; the links under Design files point to each one.
Can I use the Famiclone dendy cpu clock multiplier design in my own project?
It is published under CC-BY-NC-4.0, which limits how it may be reused; read the license before building on it.