Powerlog
About the Powerlog PCB
Powerlog is an open source ESP32 PCB design by Matir, published on GitHub under the BSD-2-Clause license. It is a 2-layer board measuring 44.3 × 48.9 mm, with 39 components from 25 distinct parts.
Its main chip is the ESP32-WROOM-32, from the ESP32 family. Other key parts include the AP2112K-3.3 and ATSAMD21E15B-M. By type, the board carries 18 resistors, 10 capacitors, 4 diodes, 3 ICs, 3 connectors and 1 switch.
From the project
Miscellaneous Hacks
Main components on the Powerlog
Powerlog bill of materials (BOM)
39 components, 25 distinct parts — part numbers from the project's BOM.
| Qty | Part | Footprint | Refs |
|---|---|---|---|
| 1 | AP2112K-3.3 | SOT-23-5 | U1 |
| 1 | ESP32-WROOM-32 INA3221 | Texas_RGV_S-PVQFN-N16_EP2.1x2.1mm | U2 |
| 1 | ATSAMD21E15B-M | QFN-32-1EP_5x5mm_P0.5mm_EP3.6x3.6mm | U4 |
| 1 | SCREW_TERMINAL_01X02 Conn_01x06 | TerminalBlock_Phoenix_PT-1,5-6-5.0-H_1x06_P5.00mm_Horizontal | J1 |
| 1 | USB_B_Micro | USB_Micro-B_Amphenol_10103594-0001LF_Horizontal | J2 |
| 1 | SCREW_TERMINAL_01X03 Conn_01x06 | TerminalBlock_Phoenix_PT-1,5-6-5.0-H_1x06_P5.00mm_Horizontal | J3 |
| 1 | SW_Push | SW_SPST_PTS645 | SW1 |
| 4 | LED | LED_0603_1608Metric | D1, D2, D3, D4 |
| 1 | 0.1U 1u | C_0603_1608Metric | C1 |
| 2 | 0.1U 0.1u | C_0603_1608Metric | C2, C7 |
| 3 | 10U 0.1u | C_0603_1608Metric | C3, C4, C8 |
| 1 | 0.1 | C_0603_1608Metric | C5 |
| 1 | 10U 1u | C_0603_1608Metric | C6 |
| 1 | 0.1u | C_0603_1608Metric | C9 |
| 1 | 1u | C_0603_1608Metric | C10 |
| 1 | 0/NP | R_0603_1608Metric | R1 |
| 4 | 10 | R_0603_1608Metric | R2, R4, R17, R18 |
| 1 | 10K 10 | R_0603_1608Metric | R3 |
| 2 | 25m | R_2512_6332Metric | R5, R16 |
| 1 | 330 25m | R_2512_6332Metric | R6 |
Show 5 more
| Qty | Part | Footprint | Refs |
|---|---|---|---|
| 1 | 330 10 | R_0603_1608Metric | R7 |
| 1 | 330 1k | R_0603_1608Metric | R8 |
| 3 | 1k | R_0603_1608Metric | R9, R11, R13 |
| 3 | 10k | R_0603_1608Metric | R10, R12, R15 |
| 1 | 330 | R_0603_1608Metric | R14 |
Powerlog design files
The KiCad project lives in the Matir/hacks repository on GitHub; these links point at the commit this page was built from.
Powerlog: common questions
What microcontroller does the Powerlog use?
The Powerlog is built around the ESP32-WROOM-32, from the ESP32 family.
How big is the Powerlog PCB?
The Powerlog measures 44.3 × 48.9 mm, has 2 copper layers and is 1.6 mm thick.
How many components are on the Powerlog?
39 components, from 25 distinct parts, with part numbers taken from the project's own BOM. The full bill of materials is listed on this page.
Where can I download the Powerlog design files?
From the Matir/hacks repository on GitHub, which has the KiCad layout and the BOM; the links under Design files point to each one.
Can I use the Powerlog design in my own project?
Yes, under the terms of its BSD-2-Clause license, which Matir chose for the repository.
Can I test firmware for the Powerlog without the hardware?
Yes. HardLabs builds a simulation of the board from its netlist and BOM, so you can run and debug ESP32 firmware against it before you order a PCB.
More boards in hacks
ESP32Clock
196.7 × 31.5 mm90 parts2LBSD-2-Clause18
Ledpanel
80 × 80 mm36 parts2LBSD-2-Clause18
ESP32Espled
51.5 × 44 mm32 parts2LBSD-2-Clause18
ESP32Espctl
46 × 42 mm29 parts2LBSD-2-Clause18
ESP32Ornament
55 × 96 mm27 parts2LBSD-2-Clause18
Term4pi
23.5 × 56.5 mm16 parts2LBSD-2-Clause18
Tigard la breakout
32.2 × 28.2 mm3 parts2LBSD-2-Clause18
Similar boards
ESP32Open Book Abridged Edition
joeycastillo
85 × 115 mm65 parts2LCC-BY-SA-4.08.1k
ESP32Badge
atopile
56.3 × 39 mm239 parts4LMIT4.0k
ESP32Esp32 minimal
36.2 × 26.8 mm20 parts2LMIT4.0k
ESP32Racer
StuckAtPrototype
36 × 50.2 mm70 parts4LApache-2.03.8k
ESP32Controller
29 × 74 mm58 parts4LApache-2.03.8k
ESP32Bitaxe
skot
56.5 × 99.8 mm86 parts4LCERN-OHL-S-2.01.4k