BMS Interlock
About the BMS Interlock PCB
BMS Interlock is an open source PCB design by TERA-TU-Graz, published on GitHub under the SHL-2.1 license. It is a 2-layer board measuring 41 × 24.5 mm, with 29 components from 22 distinct parts.
Other key parts include the Muarta_LME1212SC. By type, the board carries 9 resistors, 4 connectors, 4 jumpers, 4 diodes, 3 relays and 2 capacitors.
It belongs with the power & battery designs in this gallery.
Main components on the BMS Interlock
BMS Interlock bill of materials (BOM)
29 components, 22 distinct parts — part numbers from the project's BOM.
| Qty | Part | Footprint | Refs |
|---|---|---|---|
| 1 | Muarta_LME1212SC | Muarta_LME-SIP | U1 |
| 1 | 12V | JST_XH_B02B-XH-A_02x2.50mm_Straight | P1 |
| 1 | crtl | JST_XH_B05B-XH-A_05x2.50mm_Straight | P2 |
| 1 | IL1 | JST_EH_B02B-EH-A_02x2.50mm_Straight | P3 |
| 1 | IL2 | JST_EH_B02B-EH-A_02x2.50mm_Straight | P4 |
| 1 | PSSI2021SAY | PSSI2021SAY | G1 |
| 2 | first/middle | SOLDERJUMPER_3 | JP1, JP2 |
| 1 | I_sup_on | SOLDERJUMPER_2 | JP3 |
| 1 | Last In Line | SOLDERJUMPER_2 | JP4 |
| 3 | ASSR-1218 | SO-4 | K1, K2, K3 |
| 1 | 18V | DO-214AA | D1 |
| 1 | 12V_OK | LED_0805 | D2 |
| 1 | VDD_OK | LED_0805 | D3 |
| 1 | IL_OK | LED_0805 | D4 |
| 1 | 4.7uH 0.7A | L_muarta_LQH32PN | L1 |
| 1 | 4.7uF 25V | C_0805in | C1 |
| 1 | 220pF 2kV | C_1206in_HV | C2 |
| 2 | 470 | R_0603in | R1, R6 |
| 3 | 1K | R_0603in | R2, R4, R5 |
| 1 | 120R | R_0603in | R3 |
Show 2 more
| Qty | Part | Footprint | Refs |
|---|---|---|---|
| 1 | 12k | R_0603in | R7 |
| 2 | 5k1 | R_0603in | R8, R9 |
BMS Interlock design files
The KiCad project lives in the TERA-TU-Graz/BatteryManagement_2017 repository on GitHub; these links point at the commit this page was built from.
BMS Interlock: common questions
How big is the BMS Interlock PCB?
The BMS Interlock measures 41 × 24.5 mm, has 2 copper layers and is 1.6 mm thick.
How many components are on the BMS Interlock?
29 components, from 22 distinct parts, with part numbers taken from the project's own BOM. The full bill of materials is listed on this page.
Where can I download the BMS Interlock design files?
From the TERA-TU-Graz/BatteryManagement_2017 repository on GitHub, which has the KiCad layout and the BOM; the links under Design files point to each one.
Can I use the BMS Interlock design in my own project?
It is published under SHL-2.1, which limits how it may be reused; read the license before building on it.
More boards in BatteryManagement_2017
BMS Monitor / Balancer for Fennek 2017
55 × 48.5 mm193 parts4LSHL-2.13
STM32BMS Master V6
93.5 × 61 mm165 parts4LSHL-2.13
BMS Host Interface Splitter
57.5 × 49.5 mm154 parts4LSHL-2.13
BMS Master V5
93.5 × 61 mm145 parts4LSHL-2.13
STM32BMS Master V7
77 × 58.5 mm116 parts4LSHL-2.13
Power distribution unit fennek 2017
115.5 × 65 mm62 parts4LSHL-2.13
BMS Balancer
100 × 60 mm56 parts2LSHL-2.13
HostInterfaceFilter
37 × 24 mm44 parts2LSHL-2.13
BMS Host Interface (SPI + DI/DO) Isolator
32.5 × 32.5 mm21 parts4LSHL-2.13
Current sense
32 × 37 mm7 parts2LSHL-2.13
PreCharger V2
50.5 × 36 mm7 parts2LSHL-2.13
Similar boards
Display Carrier
AxxAxx
35.6 × 58.2 mm5 parts2LGPL-3.01.7k
ControllerCurrentShuntAddOn
stuartpittaway
26 × 16.9 mm9 parts2LCC-BY-NC-4.01.1k
TemperaturePCB PANEL
116 × 75.5 mm178 parts2LCC-BY-NC-4.01.1k
Module 16S PassiveBalanceAddOn
61 × 74 mm86 parts2LCC-BY-NC-4.01.1k
ProgrammingAdapter
10.5 × 83 mm3 parts2LCC-BY-NC-4.01.1k
Cube batteryboard
willem-pennings
95 × 95 mm4 parts2LGPL-3.01.1k