HardLabs

Topmetal-S sensor tiled plane FPGA carrier

ymei·TMSPlane·Hardware/PCB/Phi10cmBonding/carrier.kicad_pcb

Topmetal-S sensor tiled plane FPGA carrier PCB layout, top view — open source board by ymei

About the Topmetal-S sensor tiled plane FPGA carrier PCB

Topmetal-S sensor tiled plane FPGA carrier is an open source PCB design by ymei, published on GitHub under the BSD-3-Clause license. It is a 2-layer board measuring 154 × 177.8 mm, with 6 components from 1 distinct parts.

It belongs with the sensors designs in this gallery.

From the project

Topmetal-S sensor tiled plane

1. Schematic done in KiCad, .asc netlist generated then imported into Mentor PADS for layout. Remember to delete all Nets and modified/unwanted components in PADS before importing .asc.

5 ADCs total, DVDD2V5: 157.5mA, AVDD3V3: 222.5mA

1. Materials: Green clad FR-4/Epoxy glass or equivalent. Dielectric constant 4.2+/-0.2. See cross-section drawing for board thickness, copper weight and layer structures. RoHS compliant. 2. Components on top (front) and bottom (back) layers. 3. Minimum signal trace width/spacing: 4/4 mils. 4. Drilling. 1. Minimum drill size is 8mil. 2. All plated holes are to…

Topmetal-S sensor tiled plane FPGA carrier bill of materials (BOM)

6 components, 1 distinct parts.

QtyPartRefs
6
FSI-150-XX-X-D-X-AD-solder-Front
J1, J2, J3, J4, J5, J6

Topmetal-S sensor tiled plane FPGA carrier design files

The KiCad project lives in the ymei/TMSPlane repository on GitHub; these links point at the commit this page was built from.

Topmetal-S sensor tiled plane FPGA carrier: common questions

How big is the Topmetal-S sensor tiled plane FPGA carrier PCB?

The Topmetal-S sensor tiled plane FPGA carrier measures 154 × 177.8 mm, has 2 copper layers and is 3.175 mm thick.

How many components are on the Topmetal-S sensor tiled plane FPGA carrier?

6 components, from 1 distinct parts. The full bill of materials is listed on this page.

Where can I download the Topmetal-S sensor tiled plane FPGA carrier design files?

From the ymei/TMSPlane repository on GitHub, which has the KiCad layout; the links under Design files point to each one.

Can I use the Topmetal-S sensor tiled plane FPGA carrier design in my own project?

Yes, under the terms of its BSD-3-Clause license, which ymei chose for the repository.

More boards in TMSPlane

Similar boards